






# VT6549B2 Block Diagram

## Revision: 1.0






S0/S1	S3	S4	S5	DEVICE	TEST PAD
X				CPU	TP26
X				CPU (1.8V)	TP32
X				CPU (1.05V)	TP31
X				VX855 core	TP30
X	X	X		VX855 SUS1.2V	TP28
X	X			DDR VX855 DDR	TP33
X				DDR VTTM	TP34
X				USB	TP46
X				AUDIO CODEC	TP47
X	X	X	X	EC	
X	X			VX855 SUS3.3V	TP27
X				VX855 ,I/O	TP29
X				VX855 2.5V	TP35




## CLOCK Strapping

R590	R583	R68	1	
R58	R55	R582	0	
FSLA	FSLC	FSLB	CPU	PCI
1	0	0	133.33	33
0	0	1	200	33
1	1	0	100	33











# Place VX855 Bottom




# Place VX855 Bottom For EMI



Put the test point on Top side and be close to the Chipset





VIA TECHNOLOGIES INC.			
Title			
VX855 HOST BUS			
Size	Document Number		Rev
A3	VT6549B2		1.0
Date:	Wednesday, July 15, 2008	Sheet	7 of 35



VX855

MEMORY CH - A



27x27



VX855

MEMORY CH - B

27x27





VIA TECHNOLOGIES INC.			
Title			
VX855 MEM BUS			
Size	Document Number	Rev	
A3	VT6549B2	1.0	
Date:	Wednesday, July 15, 2008	Sheet	8 of 35







PANEL POWER AND BACKLIGHT CONTROL



		VIA TECHNOLOGIES INC.	
Title			
LVDS			
Size A3	Document Number  VT6549B2		Rev 1.0
Date:	Wednesday, July 15, 2009	Sheet	10 of 35





VIA TECHNOLOGIES INC.

Title

CRT

Size  
A3

Document Number


VT6549B2

Rev  
1.0



Date: Wednesday, July 15, 2009

Sheet 12 of 35


Sheet 12 of 35




reserve for internal pull-up resistor verify









Ver.0708 6.



		VIA TECHNOLOGIES INC.	
Title			
VX855 PCI			
Size	Document Number	Rev	
A3	VT6549B2	1.0	
Date:	Wednesday, July 15, 2009	Sheet	13 of 35

WWAN Mini-Card Socket




# MicroPAD

=====

I/F : PS/2 Mouse


Type : CONN.





Synaptics TM61PUAG214

Note: Connector is inverse of the Touch PAD module.

## WLAN LED





BT\_RESET (Pin41):  
Input pin, Reset if high, must be high greater than 5ms to reset.



H: 5.2mm  
WIFI

WIFI\_PDN:  
H:Normal  
L:Pown  
Down

reserve for internal pull-up resistor verify



PCI mux with  
SDIO/Memory Card/SPI

U36E

PCI





VX855

SPI

27x27

VX855

EIDE/  
N-FLASH



## SB Strapping


Pin	0	1	Function
MSPISS1/ MSPISS0 (2/1)	00		IDE
	01		NFC
	10		CE ATA
MSPISS2 (3)	0: SPI/LPC		NFC ROM Select
	1: NFC ROM		
PDA2 (4)	0: Disable		PCI Master Mode Enable
	1: Enable		

## NB Strapping

Pin	Function	0	1
PDA1	PLL OK source select	from NB PLL	from SB Logic
PDA0	IOQ depth	12	1
GPIO13	GTL pull up	Enable	Disable
NB_TDO	Debug Link enable	XD Mode	Debug Link


## NB Strapping

Pin	Function	0/R160	1/R159
NB_TDO	Debug Link enable	XD Mode	Debug Link


		VIA TECHNOLOGIES INC.	
Title			
VX855 PCI&SPI&PATA BUS			
Size	Document Number		Rev
A3	VT6549B2		1.0
Date: Wednesday, July 15, 2009		Sheet 16 of 35	



# Master




## Master




80-pin hdd  
cable type.  
ask BIOS to

reserve for SATA 3G 1.3V  
**VOUT=1.25\*(1+R2/R1)+Iadj\*R2**

reserve for internal pull-up resistor verify




	<h1 style="margin: 0;">VIA TECHNOLOGIES INC.</h1>	
<b>Title</b> <div style="border: 1px solid black; padding: 5px; text-align: center; font-size: 1.2em; font-weight: bold;">PATA TO SATA 1</div>		
<b>Size</b> <div style="border: 1px solid black; padding: 2px; text-align: center; font-weight: bold;">C</div>	<b>Document Number</b> <div style="border: 1px solid black; padding: 5px; text-align: center; font-size: 1.2em; font-weight: bold;">VT6549B2</div>	<b>Rev</b> <div style="border: 1px solid black; padding: 2px; text-align: center; font-weight: bold;">1.0</div>
<b>Date:</b> <span style="border-bottom: 1px solid black; display: inline-block; width: 150px;">Wednesday, July 15, 2009</span> <b>Sheet</b> <span style="border-bottom: 1px solid black; display: inline-block; width: 50px; text-align: center;">17</span> <b>of</b> <span style="border-bottom: 1px solid black; display: inline-block; width: 50px; text-align: center;">35</span>		







RJ45 Link status SUYIN\_100073FR012G101ZL for VT6107

LED Selection	CASE_1
LEDS1,LEDS0	0,1
Pin 9 LED1	Bi-Triple-color mode {LED2,LED1}=
Pin 10 LED2	01=100M Link(Green) 10=10M Link(Darkless) 11=Link off(Darkless)
Pin 12 LED0	Link/Act (Yellow)

Note: Link: LED on



Place C749,C750 near to L23



VIA TECHNOLOGIES INC.

Title

VT6107/VT6122 Co-lay PCI NIC 10/100/1000M

Size

A3

Document Number

VT6549B2

Rev

1.0

Date:








Wednesday, July 15, 2009

Sheet





18

of

35






USB Port0 must connect to USB connector for GFX debug






**SB Strapping**


Pin	Function	0	1
SPKR (1)	Debug mode	Normal When Reset	Debug When Start up
AZSYNC (2)	LPC FW command	Enable	Disable
AZSDOUT (3)	System Auto Reboot	Enable	Disable
AZBITCLK (4)	LPC/SPI ROM	LPC	SPI









# HD Audio Codec





DC\_IN: ~19V




VIA TECHNOLOGIES INC.

Title			DC-IN Adapter Jack and Charger ISL6255
Size	Document Number		VT6549B2
	Rev		1.0
Date:	Wednesday, July 15, 2009	Sheet	23 of 35



# CPU VCORE POWER: +VCORE

Vcore Boot Voltage => 1.2V  
Deeper Sleep Voltage => 0.724V  
Loadline =1.0 mV/A Slope



## VIA C7-M ULV Processor(March/2007)

CPU TYPE	FSB (MHz)	P-STATE		Deeper Sleep C4	HFM / HFM_V POWER
		HFM / HFM_V	LFM / LFM_V		
VIA C7-M ULV 1.6GHz	800	1.6GHz / 988mV	800MHz / 796mV	0.724V	8.0 W
VIA Nano ULV 1G+Hz	800				




V I D						Vcore
VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	V
0	1	0	1	1	1	1.340
0	1	1	0	0	0	1.324
0	1	1	0	1	0	1.292
0	1	1	1	0	0	1.260
0	1	1	1	0	1	1.244
0	1	1	1	1	1	1.212
1	0	0	0	0	1	1.180
1	0	0	0	1	1	1.148
1	0	0	1	1	0	1.100
1	0	1	0	0	1	1.052
1	0	1	0	1	1	1.020
1	0	1	1	1	0	0.972
1	0	1	1	1	1	0.956
1	1	0	1	1	0	0.844
1	1	1	0	0	1	0.796
1	1	1	1	0	0	0.748

VIA TECHNOLOGIES INC.			
Title CPU Vcore ISL9501			
Size	Document Number		Rev
	VT6549B2		1.0
Date:	Wednesday, July 15, 2009		Sheet 24 of 35








# SYSTEM POWER: +5VSUS/+3.3VSUS/+5V/+3.3V



# Power Good Circuit















Flash EPROM download from KBMX interface enable method(EPP mode).  
(Select one of below.)  
1. Enable by LPT Cable for IT8512(See Spec. for Detail.)




This page's circuit can be a independent daughter board.

Subject to Change Without Notice.


		VIA TECHNOLOGIES INC.	
Title Board to Board			
Size	Document Number VT6549B2		Rev 1.0
Date:	Wednesday, July 15, 2009		Sheet 29 of 35















		VIA TECHNOLOGIES INC.	
Title			
Debug only			
Size	Document Number		Rev
	VT6549B2		1.0
Date:	Wednesday, July 15, 2009		Sheet 33 of 35



VT6549A rework  
1. U55换8M SPI ROM  
2. R367.2 改接到 R727.2  
3. U58.1 及 C413.2改接到 C205.1  
4. 换SATA connector  
5. FAN1.2及FAN1.3加diode  
6. SUS\_ON加4.7K 0603到地  
7. Remove R185  
8. 上R189  
9. RemoveR598  
10. R334.2改到R383.2  
11. Remove R281  
12. R285改 0 ohm  
13. R265改25m ohm  
14. Add a diode on R46  
15. R684改pull up 3.3V  
16. Remove J41  
17. Short U63 pin5 and pin6  
18. R417 改接 PVCC  
19. Remove R261 and put it on R263

VT6549A to VT6549B  
1. PCI NIC  
2. USB Card Reader

		VIA TECHNOLOGIES INC.	
Title			
History			
Size C	Document Number VT6549B2		Rev 1.0
Date:	Wednesday, July 15, 2009	Sheet 35	of 35